We report the realization of top-gated graphene nanoribbon field effect transistors (GNRFETs) of ~10 nm width on large-area epitaxial graphene exhibiting the opening of a band gap of ~0.14 eV. Contrary to prior observations of disordered transport and severe edge-roughness effects of GNRs, the experimental results presented here clearly show that the transport mechanism in carefully fabricated GNRFETs is conventional band-transport at room temperature, and interband tunneling at low temperature. The entire space of temperature, size, and geometry dependent transport properties and electrostatics of the GNRFETs are explained by a conventional thermionic emission and tunneling current model. Our combined experimental and modeling work proves that carefully fabricated narrow GNRs behave as conventional semiconductors, and remain potential candidates for electronic switching devices.
Implementation of 2-dimensional (2D) graphene for digital logic devices has proven challenging because of the material's zero band gap [1] . Various alternate digital logic device structures have been proposed that take advantage of interlayer tunneling, graphene-3D semiconductor heterostructure, and properties that exploit the light-like energy dispersion of carriers in 2D graphene [2] [3] [4] [5] [6] . From the point of view of realizing conventional field-effect transistors, well-controlled graphene nanoribbons (GNRs) mimic the excellent electrostatic properties of carbon nanotubes (CNTs) and offer hope for graphene-based digital logic devices [7, 8] . The ultrathin body can enable scaling down to 10 nm or below while still keeping shortchannel degradation effects at bay. GNRs suffer from edge-roughness scattering effects compared to CNTs, but GNRs provide better large-area scalability, planar fabrication opportunity, and heat dissipation capacity than CNTs [9] . The availability of broken bonds at the edges provides a window of opportunity for chemical doping [10] , which remains difficult in CNTs due to saturated sp 2 chemical bonds. A number of "beyond-CMOS" devices, such as the GNR tunneling field-effect transistor (TFET) [11] can be realized if controlled GNRs can be fabricated on large-area substrates. Thus, progress in the fabrication and characterization of wafer-scale GNRs stands to potentially enable a host of applications in the future.
The creation of controlled band gaps by quantum confinement of carriers in GNRs remains a significant challenge [12~21] . To date, graphene nanoribbon field effect transistors (GNRFETs) down to 10 ~ 20 nm channel width have been fabricated from exfoliated graphene [13, 14] and chemical vapor deposition (CVD) grown graphene [15, 16] using conventional topdown lithography and etching methods. Bottom-up techniques such as chemically derived GNRFETs down to sub-5 nm width have been fabricated, and show substantial band gaps with I ON /I OFF ~10 6 at room temperature [17] . GNRFETs have also been fabricated by unzipping
CNTs [18] [19] [20] . More recently, GNRs down to 5 nm has been directly grown on SiC substrates using ion implantation followed by laser annealing [21] . But the bottom-up techniques are not yet site-controlled and reproducible, and are currently incompatible with conventional lithographic processes for circuit implementations.
Epitaxial graphene (EG) grown on single-crystal, semi-insulating SiC wafers satisfy many of the above criteria [22, 23] . Furthermore, devices based on EG require fewer processing steps and are more immune to contamination compared to CVD-grown large-area graphene due to the absence of a transfer process. GNRFETs can mimic properties of CNTFETs and remove needs of alignment and random mixtures of metallic and semiconducting channels. The major challenge in realizing GNRs is in achieving ~5 nm widths with smooth edges. In this pursuit, GNRFETs stand to benefit from recent process developments in Silicon FinFET technology, in which arrays of ~5 nm wide Si fins have been demonstrated with robust structural integrity [24] .
Process variation challenges of such narrow fins have been addressed for next-generation CMOS technology [25] .
Despite the importance of EG, substantial energy gaps have not yet been demonstrated in
GNRFETs made in EG on SiC [26] . Furthermore, there are no studies that correlate experimentally measured transport properties and theoretical models for EG-GNRs. In this work, we report the fabrication of top-gated ~10 nm wide GNRFETs by lithography on large area EG on SiC substrates. We observe for the first time, the opening of a substantial energy gap inversely proportional to the GNRFET width of EG-GNRs. By relating the measured transport with theoretical modeling, we find that the transport properties of narrow epi-GNRs are similar to well-behaved narrow-bandgap semiconductors, contrary to carrier localization effects reported extensively in wider GNRs fabricated on exfoliated graphene [27] [28] [29] [30] [31] . The reasons for these observations will be discussed. The starting material in this work was epitaxial-graphene grown on a 4 inch diameter Siface 6H-SiC substrate. The epitaxial growth conditions are described in earlier reports [22] and this epitaxial graphene on SiC is expected to have lower residual charge than transferred graphene (2~5 x10 11 cm -2 ) on SiO 2 due to the absence of transfer process [32, 33] . Figure 1 shows Fig 4(c) . The model can capture most of the experimentally observed behavior, further lending credence to the claim that transport in the GNRs is band-like, and hopping and localization effects need not be invoked to explain the device behavior.
Several recent studies have associated charge transport in GNRs with hopping conductivity and quantum dot behavior [27 ~ 31] , and not by conventional conduction mechanisms. We discuss these earlier observations in light of our observations. The observations can be resolved by paying careful attention to GNR widths, surface potential variation of graphene, GNR edge roughness, and device operation regimes. First, in earlier reports, GNR widths range from 30-100 nm, which will lead to energy band gaps less than ~50
meV. This energy gap is comparable to the electron-hole puddle surface potential variations, GNRs, whose edge roughness is estimated to be less than ~0.35 nm through root mean square (RMS) estimation of the width by image processing [15] while one of edge roughness from previous work is around 4 nm [28] . Finally, the device operation regime in the conductance map reported in this work spans hundreds of meV range, unlike ~50 meV ranges reported earlier. 
Analytical Model for GNRFETs simulation
The top-gated transistor structure has been carefully studied before [1] . The spatial variation of the conduction band edge profile from the source to drain (the coordinate x) can be described by the analytical closed form expressions
where t ox is oxide thickness, V DS is the applied drain voltage, and L is the channel length. The two expressions capture the energy band bending on the left (source-side) and the right (drainside). The Schottky Barrier height Φ B is assumed to be half of the bandgap Φ B =E G /2, and the unintentional doping in channel is captured by V G,min . The local potential of the GNR channel qV GNR can be derived from the electrostatics equation [2] as a function of the applied bias:
where qV GNR is local potential of the GNR channel, C OX is gate capacitance, V G is the gate voltages, V G,min is shift of minimal conduction voltage caused by unintentional doping in the GNR, C GD is gate-drain capacitance, V D is the drain voltages, C GS is gate-source capacitance, V S is source voltage, Q ch is carrier charge density.
The carrier charge density is calculated by integrating over the density of states:
Where D(E) is the density-of-states of GNR, and f(x)=1/(1+exp [x] ) is the Fermi-Dirac function.
The effect of parasitic capacitances can be included with the gate-source and gate-drain overlap capacitances C GS and C GD . In the GNRFETs discussed in this work, the gate length and S/D distance are several micrometers long. Thus the effect of the parasitic capacitances is negligible.
Using equations (1) and (2), we obtain qV GNR as a function of V G and V DS . The band profile is then used as the input parameter for the calculation of the drain current.
The current is calculated by summing the current spectrum over the entire energy window:
where the total current includes the thermal emission current over the barrier, and the tunneling current thought the bandgap. Tr(E) is the overall energy dependent transmission coefficient from the source to drain. For thermal emission, we assume that Tr(E)~1 without any quantum reflection. The transmission coefficient Tr(E) due to tunneling is
where T S (E) and T D (E) are two coefficients decided by the source and drain barriers separately.
They are calculated using the WKB approximation:
is the position and energy dependent momentum,
is the quantized transverse momentum, and the bandgap is
The hole current is calculated using the same formalism by substituting the conduction band edge E C (x) with the valence band edge
The above equations assume ballistic transport. In a long channel transistor, the effects of phonon scattering, impurity scattering, and edge roughness need to be considered. The optical phonon scattering can be ignored here since V DS is only 20 mV, which is much less than the 160meV phonon energy. Other scattering mechanisms are represented by a phenomenological parameter mean free path λ, and the total reduction of current is λ / (λ+L) [2] . Edge roughness is believed to have a strong effect on transport with additional gap states induced into the bandgap region. In the analytical model, we assume that the edge roughness produces a band gap tail with a band gap reduction around 10% [3] . As shown in Figure 4 in the main text, the analytical model captures the 'diamond' shape in the conductance map. The single model predicts the dependence of the bandgap opening at different GNR widths accurately. In the real device, the edge of the "diamond" conductance map is not sharp. The reason is attributed to a disorder potential in the channel. A simple model for the disorder potential is used to understand its effect on the conductance spectra. The non-uniform tunneling barrier effect is shown in Fig. S1 .
The non-ideal potential profile modeled as 
